

APPLICATION FOR UNITED STATES LETTERS PATENT

FOR

METHOD AND APPARATUS FOR HUFFMAN DECODING TECHNIQUE

Inventor(s): Wen-Shan Wang
Ping-Sing Tsai

Prepared by: Howard Skaist,
Senior IP Attorney

intel

Intel Corporation
2111 N.E. 25th Avenue; JF3-147
Hillsboro, OR 97124
Phone: (503) 264-0967
Facsimile: (503) 264-1729

"Express Mail" label number, EL546136706US

5

METHOD AND APPARATUS FOR HUFFMAN DECODING TECHNIQUE**RELATED APPLICATIONS**

This application is related to U.S. Patent Application Serial No. 704,380, titled "A
10 Method of Performing Huffman Decoding", by Acharya, et al., filed October 31st, 2000
(attorney docket number 042390.P9820), and U.S. Patent Application Serial No. 704,392,
titled "A Method of Generating Huffman Code Length Information", by Acharya, et al.,
filed October 31st, 2000 (attorney docket number 042390.P9804), both of which are
assigned to the assignee of the present invention and herein incorporated by reference.

BACKGROUND

1. Field

This disclosure relates to Huffman decoding.

2. Background Information

As is well-known, Huffman coding is a popular variable length statistical encoding
scheme. As is also well-known, Huffman code generation relies on statistical probabilities
for each individual symbol. See, for example, D.A. Huffman, "A Method for the
Reconstruction of Minimum-Redundancy Codes", Proceedings of the IRE (Institute of
25 Electrical and Radio Engineers), Volume 40, No. 9, pages 1098-1101, 1952. A traditional
table lookup based encoding scheme is widely used for Huffman encoding due, at least in
part, to its efficiency and relative ease of implementation. However, table searching based
decoding is typically inefficient in both software and hardware implementations. This is

5 especially the case when the number of entries in a table is reasonably high, as is typical
for practical applications.

Another approach employed for Huffman decoding is the creation of a Huffman
tree, which employs a "tree traversing technique." However, this decoding technique also
10 has disadvantages. This particular technique is bit sequential, and introduces extra
"overhead" both in terms of memory allocation and the execution of computations for the
Huffman tree generation process and for the decoding process.

BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter is particularly pointed out and distinctly claimed in the
concluding portion of the specification. The claimed subject matter, however, both as to
organization and method of operation, together with objects, features, and advantages
thereof, may best be understood by reference to the following detailed description when
read with the accompanying drawings in which:

FIG. 1 is an example of Huffman tree construction and the associated Huffman tree;

FIG. 2 is a table illustrating the possible Huffman codes for the Huffman tree of FIG. 1;

FIG. 3 is a table illustrating an example of Huffman codes in which selected rules have been
applied to uniquely determine the Huffman code;

25 FIG. 4 is an example of a Huffman encoding table with the corresponding decoding tree;

FIG. 5 is a table illustrating read only memory (ROM) entries for bit serial Huffman decoding;

FIG. 6 is a table using the information from the table of FIG. 3 where a different
organization has been applied.

5 FIGS. 7(a) and (b) are tables respectively illustrating two data structures for a hardware and software embodiment of a Huffman decoding technique.

FIG. 8 is a schematic diagram illustrating a hardware implementation of a data structure for one embodiment.

FIG. 9 is a schematic diagram illustrating a daisy chain subtractor for one embodiment and
10 a corresponding logic table.

DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the claimed subject matter. However, it will be understood by those skilled in the art that the claimed subject matter may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the claimed subject matter.

As previously indicated, the Huffman code generation process relies upon the statistical probabilities of occurrence of the individual symbols in a given set. Generation of Huffman codes for a set of symbols is based at least in part on the probability of occurrence of these symbols. Typically, the construction of a binary tree, referred to in
25 this context as a Huffman tree, is employed. D.A. Huffman, in the aforementioned paper, describes the process this way:

1. List all possible symbols with their probabilities;
2. Find the two symbols with the smallest probabilities;

- 5 3. Replace these by a single set containing both symbols, whose probability is the sum
of the individual probabilities;
4. Repeat until the list contains only one member.

This procedure produces a recursively structured set of sets, each of which contains exactly two members. It, therefore, may be represented as a binary tree

10 ("Huffman Tree") with the symbols as the "leaves." Then to form the code ("Huffman Code") for any particular symbol: traverse the binary tree from the root to that symbol, recording "0" for a left branch and "1" for a right branch. One issue, however, for this procedure is that the resultant Huffman tree is not unique. One example of an application of such codes is text compression, such as GZIP. GZIP is a text compression utility, developed under the GNU (Gnu's Not Unix) project, a project with a goal of developing a "free" or freely available UNIX-like operation system, for replacing the "compress" text compression utility on a UNIX operation system. See, for example, Gailly, J. L. and Adler, M., GZIP documentation and sources, available as gzip-1.2.4.tar at the website <http://www.gzip.org/>.

As is well-known, the resulting Huffman codes are prefix codes and the more frequently appearing symbols are assigned a smaller number of bits to form the variable length Huffman code. As a result, the average code length is ultimately reduced by taking advantage of the frequency of occurrence of the symbols.

25 FIG. 1 illustrates a simple example of a Huffman tree with three source symbols. The same Huffman tree may be represented using several binary codes by assigning different binary symbols to the edges of the tree.

5 The possible set of Huffman codes for this Huffman tree is illustrated in FIG. 2.
From FIG. 2, it is demonstrated that Huffman codes are not unique although, it appears
from this example, that the individual code length of each symbol is unique.

One may generate the length information for the Huffman codes by constructing the
10 corresponding Huffman tree. However, as previously indicated, Huffman codes may not
be unique when generated in this fashion, even though the length information may be
unique. Nonetheless, it may be shown that by imposing two additional restrictions, the
Huffman code produced by employing the Huffman tree may be assured of being unique.
These restrictions are:

1. All codes of a given bit length have lexicographically consecutive values, in the
same order as the symbols they represent; and
2. Shorter codes lexicographically precede longer codes.

Based on these restrictions, a Huffman code may be uniquely determined. FIG. 3,
for example, shows a Huffman code set of 19 symbols employing these restrictions, where
the code lengths are predetermined using the Huffman tree. For the table of FIG. 3, a dash
in an entry in the Huffman code table shows that the code by the symbol in the current
source alphabet does not exist and its length information is zero.

25 Although the claimed subject matter is not limited in scope in this respect, the
foregoing restrictions have been employed in various compression approaches and
standards, such as in the previously described utility, GZIP, for example. Typically, in such
applications, the Huffman tree information is passed in terms of a set of code length
information along with compressed text data. Therefore, the set of code length

5 the construction of a decoding Huffman tree. Therefore, starting from the root, the
technique involves traversing the branches of the decoding tree until a terminal node is
reached. At the terminal node, the encoded code word is fully decoded and the
corresponding symbol may, therefore, be produced or output as desired. This process then
begins again from the root of the tree. See, for example, "Image and Video Compressions
10 Standards: Algorithms and Architectures", by B. Bhaskarin and K. Konstantinides, Kluwer
Academic Publishers, 1995.

FIG. 4 is an example of a Huffman encoding table with the corresponding decoding
tree. One problem associated with such a decoder in hardware or software is how to
efficiently map the decoding tree into memory. For example, FIG. 5 illustrates a table of
read only memory (ROM) entries for bit serial Huffman decoding using the decoding tree of
FIG. 4. One approach to efficiently mapping memory was proposed for example, by
Mukherjee et al., "MARVLE: a VLSI chip for data compression using tree-based codes,"
IEEE Transactions on Very Large Scale Integration (VLSI) System, 1(2):203-214, June
1993.

Another approach, though not particularly efficient, for decoding the Huffman code,
is to compare each entry of the Huffman table with input bits in the input buffer. Under
this approach, at worst, N entries in the encoding table will be compared for the decoding
25 of each encoded code word, where N is the total number of symbols. In addition, the code
length information for the entry must be known. This approach typically will incorporate a
comparison technique where encoded code words are compared serially, or one code word
at a time, and each encoded code word is typically compared to each entry of the Huffman

5 table one at a time. This serial approach to decoding may not be particularly efficient, as explained previously.

Although the claimed subject matter is not limited in this respect, one embodiment employs a parallel matching decoding scheme to decode a set of associated encoded Huffman code words. In this context, parallel matching refers to a code word comparison wherein an encoded code word is compared to at least two entries of an associated data structure at substantially the same time. In an alternative embodiment, more associated encoded code words are compared to their respective associated entries in a data structure at substantially the same time. These, of course, are just two possible embodiments of the claimed subject matter, however. In this context, comparing refers to a mathematical manipulation or comparison of one or more code words, for example a subtraction of one word from another, or determining which value is numerically greater, but the claimed subject matter is not limited in this respect. An advantage of this embodiment is that there is no need for the table search or generation of an associated Huffman tree described above, for example, and in this embodiment, decoding is not performed serially, one bit at a time. In this particular embodiment of Huffman encoding, the two additional restrictions previously indicated may be included in the Huffman encoding process.

The data structure that is utilized for Huffman code decoding in one embodiment comprises the associated Huffman code for the sequentially first code words in a group of code words of the same code lengths. The data structure also includes the sequential position of the associated first code word in the overall grouping of all code words for a particular data structure.

5 FIG. 6 is a Huffman table, or data structure, derived from the original table, which is shown in FIG. 3. The values in FIG. 6 are obtained by sorting the code words in FIG. 3 into groupings of words with the same code word length, and also sorting the code words in these groupings in ascending order. The highlighted rows of FIG. 6 demonstrate what data may be carried into another data structure for use in an embodiment. As demonstrated in
10 FIG. 7(a) and (b), and explained in more detail hereinafter, at least two different types of data structures may be derived from a data structure as displayed in FIG. 6, by selecting at least one of the categories of data from FIG. 6 and incorporating at least a portion in another data structure. In this embodiment, FIG. 7(a) comprises a table of values called NDS1[K], or 'New Data Structure 1', in this embodiment, where K is the number of entries, or the number of code words with distinct Huffman code word lengths in an associated table. As can be seen in FIG 7(a), the data taken from FIG 6 to produce the values in FIG. 7(a) comprise a reference code (Ref_Code) and a base index (Base_Index), although the claimed subject matter is not limited in this respect. The reference code, in one embodiment, comprises the Huffman code of the first code word in a grouping of Huffman code words of the same length, but with the Huffman code words having '0' bits added, or shifted left, until the total number of bits in a reference code is as long as the Huffman code word comprising the longest bit length for a code word in an associated data set. For example, if the first code word in a grouping of Huffman code words that were three bits in length were '111', and the longest bit length Huffman code word in the data set were 6 bits long,
25 then the reference code for the grouping of Huffman code words 3 bits long would be '111000'. As can be seen from FIG 7(a), the reference code that represents a Huffman code length that has no associated code words in a data set may be represented by a series of '1' values that are the same length as the longest Huffman code in an associated data set. In an alternative embodiment, the Huffman code length that has no associated

5 code words in a data set may be represented by the same value used by the longest Huffman code. It will, of course, be understood that this is just one embodiment and these values are not required or even employed in all embodiments of the claimed subject matter.

10 In FIG 7(a), the base index is obtained from FIG 6, and represents the sequential position of the lexicographically first Huffman code word in a grouping of Huffman codes of the same bit length in an associated data structure. As can be seen in FIG 7(a), the base index may be equal to the value '-1' when there are no Huffman codes for a particular length, but this is not required or even employed in all embodiments. It can be seen in FIG 7(a) that the table NDS1[] also comprises variables NDS1[k] using a one-based index, where k represents the kth element of the data structure array NDS1[], and comprises the reference code and the base index for Huffman code words k bits in length. For example, from Fig 7(a), NDS1[4] employs the reference code '011000', and the base index 3. These values will be used to decode the 4 bit Huffman code from an associated encoded binary digital signal shown in Fig 7(a). In this particular embodiment, the value in brackets represents the number of useful bits for an associated reference code. "Useful bits", here, refers to the bit length for the set of Huffman code words associated with a particular data structure, here, NDS1, value. For example, NDS1[4] is associated with a set of Huffman code words that have 4 useful bits, or comprise Huffman code words 4 bits in length. Although, as stated previously, the associated reference code may not be exactly 4 bits in
25 length, as the length will be the same as the code word in a set of associated code words having the greatest length.

FIG. 7(b), another data structure in accordance with another embodiment, comprises a table of values called NDS2[K], or 'New Data Structure 2', where K is the number of entries with

5 distinct code length. This particular embodiment may be implemented in hardware or software, but the claimed subject matter is not limited in this respect. FIG 7(b) comprises a base code and a base index, and is derived, in this embodiment, from FIG 6. As can be seen in FIG 7(b), the base code (Base_Code) represents the lexicographically first Huffman code in a set of Huffman code words of the same bit length. It can be seen in FIG 7(b) that

10 when there are no associated Huffman code words of a given length, the base code may be represented by a series of '1' values equal in length to the length of the longest Huffman code in an associated set of Huffman code words. In this embodiment, the base index (Base_Index) represents the sequential position of the lexicographically first Huffman code word in a grouping of Huffman code words of the same bit length in an associated data structure. As can be seen in FIG 7(b), the base index may be equal to the value '-1' when there are no Huffman codes for a particular length, but this is not required or employed in all embodiments. It can be seen in FIG 7(b) that the table NDS2[] also comprises variables NDS2[k] using a one-based index, where k represents the kth element of the data structure array NDS2[], and comprises the reference code and the base index for Huffman code words k bits in length. For example, from Fig 7(b), NDS2[4] employs the reference code '0110', and the base index 3. These values will be used to decode the 4 bit Huffman code from an associated encoded binary digital signal shown in Fig 7(b). In this particular embodiment, the value in brackets represents the number of useful bits for an associated reference code, and is also a one-based index that may be utilized in

25 accordance with the present embodiment, where the index represents the number of useful bits for an associated data structure. "Useful bits", here, refers to the bit length for the set of Huffman code words associated with a particular data structure, here, NDS2, value. For example, NDS2[4] is associated with a set of Huffman code words that have 4 useful bits, or comprise Huffman code words 4 bits in length. Although, as stated previously, the

5

10

25

5 foregoing parallel matching. It will, of course, be understood that the present embodiment is not limited to a software implementation, but could comprise firmware, hardware, or other embodiments.

10 In accordance with one embodiment, the bit groups or code words are decoded in parallel by comparing an incoming bit group or code word with two or more reference codes at substantially the same time, where the reference codes are derived from an associated data structure, represented, in this particular embodiment, by FIG 7(a). In this particular embodiment, the incoming encoded binary digital signal is parallel processed in groups of bits wherein the first bit group is derived from taking the number of bits from an input buffer, where the incoming encoded binary digital signal is equal to the number of bits in the longest code word in an associated data structure, as stated previously. The second, and all subsequent bit groups are obtained in substantially the same manner as the first bit group, for this embodiment. These bit groups are then processed in parallel in accordance with this particular embodiment, and in this context, parallel comparison refers to the substantially simultaneous comparison of a bit group with two or more reference codes in an associated data structure at substantially the same time. It will, of course, be understood that the claimed subject matter is not limited to just parallel processing, for example, series processing could be incorporated in accordance with an alternative embodiment of the claimed subject matter, or there may be only one reference code in an associated data structure, and this would not comprise parallel processing in this context.

25

In this particular embodiment, the incoming encoded binary digital signal is compared, or processed, in parallel with two or more reference codes in order to determine useful code length. Useful code length is determined, in this embodiment, substantially by:

- 5
1. If the incoming encoded binary digital signal is greater than or equal to the reference code of only one process, the corresponding bit length of that process is selected.
 2. If the incoming encoded binary digital signal is greater than or equal to the reference codes of more than one process, the corresponding bit length of the highest priority process is selected.

10 As just an example of the software embodiment described previously, if the code word lengths in a particular set of Huffman code words were represented by FIG 7(a), the lengths of the Huffman code words are 3, 4, 5, and 6 bits. The corresponding base indexes are -1, -1, 0, 3, 11 and 14 for processes 1, 2, 3, 4, 5, and 6 respectively. Similarly, the reference codes are 111111, 111111, 000000, 011000, 111000, and 111110 for processes 1, 2, 3, 4, 5 and 6, respectively. If the incoming encoded binary digital signal were 11010, then compared data pairs in the process would be {111111, 111010}, {111111, 111010}, {000000, 111010}, {011000, 111010}, {111000, 111010}, and {11110, 111010} respectively. These compared data pairs are compared at substantially the same time, or parallel processed, as explained previously. From the pairs as shown, the incoming Huffman code word is greater than the reference code for processes 3, 4 and 5. However, the useful bit length of incoming binary data may be determined as 5, because process 5 has the highest priority. Priority, in this context, refers to the process that is performed before any other process in an associated decoding scheme.

25

In this particular embodiment, if the incoming bit group is greater than or equal to the aforementioned reference code, then the reference code with the highest priority, if there is more than one reference code satisfying this condition, is used to compute the offset. The offset is then added to the aforementioned base index, which in this

5 particular embodiment, is the relative position in the Huffman symbol table of the first
Huffman code word within a grouping of Huffman code words of the same length. In
this particular embodiment, when the offset is added to the base index, the decoded
Huffman symbol may be found, or matched, in the position provided by the resultant
value as compared with a data structure such as, in this embodiment, FIG 6, for
10 example. In this embodiment, the input buffer comprises an input pointer, which tracks
how many bits have been input into the input buffer, so that when the next input signal
is received, that signal comprises the bits that have not yet been decoded. The process
of receiving a number of bits from the incoming encoded binary digital signal is
repeated until the encoded binary digital signal has substantially been decoded by the
process described in this particular embodiment. Although the claimed subject matter is
not limited to a software implementation, the following pseudo code shows a software
implementation in accordance with this particular embodiment.

Begin

Set N = the longest code length;

Set the arbitration of m for all processes as follows:

Process N has highest priority, process N-1 has second highest, and so on.

do{

 Tmp_code = N bits from the input buffer;
 M=0;

Fork // N processes commit a parallel run

Process N:

If (NDS[N]. Ref_code <= tmp_code) m = N;

Process N -1 :

If (NDS[N - 1]. Ref_code <= tmp_code) m = N - 1;

 (.....)

 (.....)

Process 2:

If (NDS[2]. Ref_code <= tmp_code) m = 2;

Process 1:

If (NDS[1]. Ref_code <= tmp_code) m = 1;

Join //end of parallel run

if (m > 0){/*symbol found */

 Offset = ((temp_code >> (N - m)) - (NDS[m].Ref_code) >> (N-m));

```

5      Get the Symbol at the index location (NDS[m].Base_Index + Offset);
      Output Symbol;
      Move the current pointer position in the input buffer forward m bits;
    }
    else Error;          /* no symbol found */
10   } while (not the end of input bit stream);

End

```

15

In one embodiment, a decoding process may be implemented substantially in accordance with the preceding pseudo code. Although the claimed subject matter is not limited in this respect, the preceding pseudo code is capable of being implemented in the C programming language or other types of suitable programming languages, although, as stated, previously, the claimed subject matter is not limited in this respect. Additionally, it will be understood that this embodiment is not limited to parallel processing, but could be implemented in a series or sequential process.

In another embodiment, although the claimed subject matter is not limited in this respect, the decoding scheme may be implemented in computer hardware. FIG. 8 shows a block diagram that represents one possible embodiment that may be used in order to implement one embodiment in hardware. In this particular embodiment, at least a portion of a data structure is loaded into at least one base code and base index register or block shown in FIG. 8. In this particular embodiment, FIG 7(b) represents one possible data structure that can be loaded into the base code and base index registers in FIG. 8. The

30 aforementioned data structure (NDS2[K]), represented by FIG. 7(b) in this embodiment, comprises a base code and a base index. As stated previously, in this embodiment, the base code comprises Huffman code words for the first code words within a grouping of sequentially grouped Huffman code words of a particular length. The base index, in this

5 embodiment, represents the relative position of the first code word for a grouping of code words in an associated Huffman table, represented in this embodiment by FIG. 6.

In this particular embodiment, the number of base code blocks, shown in FIG 8, is equal to the total number of individual code word groups in an associated data structure, although the claimed subject matter is not limited in this respect. As stated previously, FIG. 10 7(b) represents a data structure that can be incorporated to load data values in one possible hardware embodiment. It will, of course, be understood that the number of base code or base index register blocks is not limited to the total number of individual code word groups, but this is just one possible embodiment.

In this particular embodiment, individual subtractors receive the number of bits equal to the number of bits comprising a code word in the set of code words in the subgrouping it represents, at substantially the same time. For example, if the subtractor were used in a grouping of code words that are 3 bits long, the subtractor would receive the first 3 bits of an encoded binary digital signal. It will, of course, be understood that the claimed subject matter is not limited in this respect, however. Subtractors, in this embodiment, are individual processes that subtract at least one value from at least one other value. Subtractors are well known in the art, and well-known methods may be used to construct one or more subtractors in hardware or software. It will, of course, be 25 understood that the invention is not limited to any particular type of subtractor, however.

In this particular embodiment, the base code provides input signals to the associated subtractors, and the input buffer provides a second input signal to the associated subtractors. In this particular embodiment, a subtractor contains a daisy chain

5 circuit. As is well-known, a daisy chain circuit couples multiple gates or other logic devices, and is capable of providing sequential control of a system of logic devices, an example of which is shown in FIG. 9. In this particular embodiment, the daisy chain circuits are incorporated to ensure that a subtractor will output a difference value, and in this particular embodiment the subtractor that represents the bit grouping with the largest
10 number of bits has the highest priority. The daisy chain circuit, as shown in FIG. 9, also provides that an output signal from an associated subtractor and base index is received in the adder.

In this particular embodiment, one of the functions of the subtractors is to compare their associated base codes with the associated input signal from the input buffer, at substantially the same time. If the input signal from the input buffer is greater than or equal to the base code, the subtractor will provide an output signal, which will comprise the mathematical difference of the input buffer data and the base code. This difference value is supplied to the adder block in this particular embodiment.

In this particular embodiment, as seen in FIG 9, a daisy chain out (CO) couples with the daisy chain in (CI) of the next subtractor. In this particular embodiment, the first daisy chain signal (CI), which is the daisy chain signal in of subtractor N, is logic 0. The logic 0 propagates to the CI of the sequential subtractor, for example N-1, N-2, and so on, until
25 the difference of the input buffer and base code for an associated subtractor is either positive or 0. In this particular embodiment, the subtractor will provide an output signal to the adder provided two conditions are met:

1. the encoded binary digital signal received from the input buffer is greater than or equal to the base code.

5 2. the daisy chain in (CI) signal is logic 0.

In this particular embodiment, if the above two conditions are met, the subtractor will provide an output signal to the adder. Additionally, the subtractor daisy chain circuit will provide a logical '1' input signal to the associated base index. The base index, which, as stated previously, is the relative position of the first Huffman code word within a set of Huffman code words of the same length within a grouping of Huffman code words, will provide an output signal to the adder upon receipt of a logical '1' signal.

The adder module, upon receipt of an input signal from an associated subtractor and base index, will provide a summation result, which may be used to locate a decoded symbol in an associated Huffman table. The summation result, in this particular embodiment, comprises the index value that may be used to determine, or match, what the decoded symbol is for an associated Huffman code word, as seen in FIG. 6.

As just an example of the hardware embodiment described previously, using FIG 6 and FIG 7(b), if the encoded binary digital signal was 11101010, or a combination of symbols S13 and S12 from FIG 6, and there were code words which were 3, 4, 5, and 6 bits in length in an associated data structure, then in the hardware embodiment there would be subtractors 3, 4, 5, and 6, representing Huffman codes words 3, 4, 5, and 6 bits in length respectively. The input signals to the subtractors, respectively, would be the encoded binary digital signal and the base codes from FIG 7(b) as follows: {111, 000}, {1110, 0110}, {11101, 11100}, {111010, 111110}. These data sets would be compared at substantially the same time, as explained previously. In this example, the subtractor 5 signal, with the difference $D = 1$ and the Base Index 5 with value 11, as shown in FIG 7(b),

5 will be sent to the adder. The index 12 references FIG 6, which indicates symbol S13 correctly.

As another example of a hardware embodiment in accordance with one embodiment, the possible code word lengths in the Huffman code word set shown in FIG 7(b) are 3, 4,
10 5 and 6 bits. Therefore, the contents of the base index registers are -1, -1, 0, 3, 11 and 14 for code word lengths 1, 2, 3, 4, 5 and 6, respectively. Similarly, the contents of base code registers are 111111, 111111, 000, 0110, 11100, and 111110 for code word lengths 1, 2, 3, 4, 5 and 6 respectively. If the incoming encoded binary digital signal were 111010, then the binary digital signals that are input into the subtractors are 1, 11, 1110, 11101, and 111010 respectively. In other words, the input pairs into for the subtractors are {111111, 1}, {111111, 11}, {000, 111}, {0110, 1110}, {11100, 11101} and {111110, 111010} respectively. These input pairs are compared at substantially the same time, or in parallel, as explained previously. From the input pairs, it can be seen that the incoming encoded binary digital signal is greater than the base code data for subtractors 3, 4 and 5. The output signal of the difference of subtractor 5 will be provided, however, because subtractor 5 has the highest priority, as stated previously.

It will, of course, be understood that the embodiment described above are just a few possible embodiments of the claimed subject matter, and the claimed subject matter is not
25 limited to just these embodiments. The claimed subject matter is not limited to just Huffman codes or Huffman decoding, but could be used in a variety of other coding schemes.

5 While certain features of the claimed subject matter have been illustrated as described herein, many modifications, substitutions, changes, and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such embodiments and changes as fall within the true spirit of the claimed subject matter.

10

